Verilog / VHDL jobs

Verilog is a description language used in the field of semiconductor and electronic design. It is also used in analog and mixed-signal circuits. VHDL is a hardware description language used in electronic design automation and integrated circuits. If your business is working with Verilog / VHDL then you can use some freelancer help to ease the workload. Post your Verilog/VHDL job today to connect with such freelancers. Hire Verilog / VHDL Designers

Filter

My recent searches
Filter by:
Budget
to
to
to
Skills
Languages
    Job State
    240 jobs found, pricing in JMD

    I want a freelancer for making a project who have strong knowledge of mpi and Openmp c++.If any one interested let me know so we can discuss it further Your task is to implement an initial serial version of the program, where it takes an image as an input and then produces an output image after applying the stencil matrix(Laplacian ) on the input image. Then, you should try to optimize the co...

    $17718 (Avg Bid)
    $17718 Avg Bid
    2 bids

    Tcp sending on FPGA using verilog xgmii xilinx vivado

    $62282 (Avg Bid)
    $62282 Avg Bid
    2 bids

    This is an FPGA/Verilog project to send some TCP packets over 10g SFP+ network to a tcp server.

    $69271 (Avg Bid)
    $69271 Avg Bid
    1 bids

    I have Program pLc program and Hmi design for academics project just to simulating the code with software need basic help

    $2746 (Avg Bid)
    $2746 Avg Bid
    7 bids

    I have IC cards or integrated chip cards that i needed to write on them. So, i am looking for simple SW and support for successful testing of this beta version design. My design and solution is almost the same as access control however it has its own different use cases. So, let’s assume that I need to create SW solution for access control within a hotel or company using IC card i...

    $35447 (Avg Bid)
    $35447 Avg Bid
    4 bids

    translate c++ code in systemc and implement constrained random verification methodology.

    $5492 (Avg Bid)
    $5492 Avg Bid
    5 bids
    build a software 6 days left

    translate c++ code in systemc. and implement constrained random varification methodology.

    $5367 (Avg Bid)
    $5367 Avg Bid
    2 bids

    Looking for an experienced person that understands computer architecture and VHDL language to complete this task. The project will require you to create simulation files of each task that's asked in the attached document to verify it works properly. The code needs to be neat and commented in a way that explains what is happening in the code.

    $23465 (Avg Bid)
    $23465 Avg Bid
    6 bids
    build a software 5 days left

    translate a C++ code in systemc module.

    $3869 (Avg Bid)
    $3869 Avg Bid
    3 bids

    you have to translate C++ code in systemc language.

    $4119 (Avg Bid)
    $4119 Avg Bid
    3 bids

    I want to do a VHDL project on ModelSim, all what you need will be in the attached document, i will need a report for the whole project ( explaining every file in the project and what it does ). I want phase 1 ( Design ) ASAP and the rest of the project within a week ( Maximum 10 days ). Please read the document carefully and if you have any questions contact me. Specify your price and time requir...

    $19970 (Avg Bid)
    $19970 Avg Bid
    10 bids

    more details will be given in the chat

    $2279 (Avg Bid)
    $2279 Avg Bid
    15 bids
    SoundLocator 5 days left

    Android development of app client to send (internet) sound and inertial sampling Hardware design of server (FPGA/SoC) to compute RT responses of precise positioning and navigation, taking into account multipath, doppler effect by movement, .. Also desiderable "roaming" to GPS coordinates to map position

    $77261 (Avg Bid)
    $77261 Avg Bid
    14 bids

    Здравствуйте, anandori! Я обратил внимание на ваш профиль и хотел бы предложить вам свой проект. Мы можем обсудить детали в чате.

    $6241 (Avg Bid)
    $6241 Avg Bid
    1 bids

    Serializer & Desrializer Implementation using ZC706 and MTX

    $3620 / hr (Avg Bid)
    $3620 / hr Avg Bid
    6 bids

    I am looking for someone to modify the OpenCL code base of an AMD focused Crypto Mining Software and optimize it for OpenCL Based FPGA using this package [url removed, login to view] Please respond directly with any questions such as specific mining software and such.

    $288567 (Avg Bid)
    $288567 Avg Bid
    8 bids
    Circuit at logism 4 days left
    VERIFIED

    implement a digital circuit in Logisim for a door lock.

    $3120 (Avg Bid)
    $3120 Avg Bid
    3 bids
    expert in vivado vhdl needed 4 days left
    VERIFIED

    expert in vivado and vhdl needed asap

    $3142 (Avg Bid)
    $3142 Avg Bid
    8 bids

    there should be A and B inputs and the circuit should check if the A is divisible by B or not. and division should be worked like 10-2=8-2=6-2=4-2=2-2=0 then 10(a)is divisible by 2(b). we have only 30 minutes to do.

    $15976 (Avg Bid)
    $15976 Avg Bid
    7 bids
    digital circuit in logisim 4 days left
    VERIFIED

    we should draw a circuit in logisim. there should be 2 input like A and B. the circuit should check if A is dibisible by B or not. you should work with ALU. and division should be worked like 10-2=8-2=6-2=4-2=2-2=0 then 10(a)is divisible by 2(b)

    $2621 (Avg Bid)
    $2621 Avg Bid
    4 bids