Find Jobs
Hire Freelancers

Coding in SystemVerilog and UVM

$750-1500 USD / hour

Closed
Posted over 7 years ago

$750-1500 USD / hour

Occasional Verilog or System Verilog code writing. For example, monitors, drivers, agents or small testbenches
Project ID: 11861291

About the project

12 proposals
Remote project
Active 7 yrs ago

Looking to make some money?

Benefits of bidding on Freelancer

Set your budget and timeframe
Get paid for your work
Outline your proposal
It's free to sign up and bid on jobs
12 freelancers are bidding on average $1,036 USD/hour for this job
User Avatar
Dear sir I have more than 9 years experience in RTL design, please check my profile also please message me so that we can discuss best regards
$1,611 USD in 5 days
4.9 (458 reviews)
7.9
7.9
User Avatar
Hi, I am a post graduate power electronics engineer and having very good experience in product design and development. We have a team of 4 members who are well qualified and highly experienced in VLSI codding and simulation. We did many projects for different industrial applications. I understand your requirement and ready to work for you. Please contact me for further discussion.
$1,250 USD in 20 days
4.8 (57 reviews)
6.7
6.7
User Avatar
Hello! I have 2 years of experience in working with UVM and System Verilog code. I've worked with companies like Nvidia and ARM(currently working). Please do contact me to know more about me. Thank you
$750 USD in 10 days
4.9 (83 reviews)
6.2
6.2
User Avatar
Hi I have 5 year experience in design verification IP/SOC level and expertise in System verilog and UVM . I can work efficiently for this project.
$850 USD in 30 days
4.6 (15 reviews)
4.2
4.2
User Avatar
Hi, I am an ASIC Design Verification Engineer fully employed for one consult company that have been working with mayor market players in ASIC. I have more than 3years knowledge in Verilog ASIC Design, a year in SystemVerilog UVM (in UVM I have been developing some small uVCs). Now I am starting a project in Specman. If you are interested in me, please let me know about the project and we could disscuss. Thank you
$1,111 USD in 20 days
4.5 (7 reviews)
3.5
3.5
User Avatar
What kinda design will you be verifying ? Will you provide the IP ? Do you have an existing verification environment or do you wnat one done from 0 ?
$833 USD in 10 days
5.0 (1 review)
2.3
2.3
User Avatar
Dear Sir, I would very happy to do your project work. I have a long experience of doing resesrch work in electronics use SystemVerilog/UVM regards
$1,250 USD in 20 days
0.0 (2 reviews)
3.0
3.0
User Avatar
- we are an organization works on ASIC FPGA verification & design. - have more then 4+ years of experience in this domain. - have design verification IP like AXI , I2C , USB protocol. - use of quartus tool to design & verify IP. - provide you daily mail regarding status of work. - system verilog or UVM TB infrastructure which includes : - features - strategies - verification plan.
$750 USD in 20 days
0.0 (0 reviews)
0.0
0.0
User Avatar
I worked in multiple international companies.I have long experience in system verilog and good experience in UVM/OVM in sequences and drivers and monitors and make coverage groups for the bins that we want to see its coverage, assertions for the important points in the design. also I will debug the issues and try to give the most efficient solving for it and to try fully randomized cases and specific test scenarios to cover all possible points in this project .
$750 USD in 20 days
0.0 (0 reviews)
0.0
0.0
User Avatar
Bachelors in Electronics and communication with 3 years year of working experience in the field of ASIC Verification and aim to enhance my professional skills in a dynamic and stable workplace. Key Skills • Languages : System Verilog, Verilog • Scripting : Linux Shell scripting • Version-control : SVN,Perforce • Protocols : SPI, AHB, JTAG, I2C. • Simulators : ModelSim, Questasim, Cadence Incisive simulator, VCS. • Other tools : Enterprise Planner, Incisive Enterprise Manager (Vmanager), IRSIM, Reveal formal tool. • Technical Skills : UVM, System Verilog Assertion, VIP Development, IP Verification, SOC Verification
$777 USD in 10 days
0.0 (0 reviews)
0.0
0.0

About the client

Flag of VIETNAM
Vietnam
0.0
0
Member since Oct 22, 2016

Client Verification

Thanks! We’ve emailed you a link to claim your free credit.
Something went wrong while sending your email. Please try again.
Registered Users Total Jobs Posted
Freelancer ® is a registered Trademark of Freelancer Technology Pty Limited (ACN 142 189 759)
Copyright © 2024 Freelancer Technology Pty Limited (ACN 142 189 759)
Loading preview
Permission granted for Geolocation.
Your login session has expired and you have been logged out. Please log in again.