system verilog alarm clock and DE10-lite FPGA programming

All code written in system verilog and the functions mod or divide not allowed

Time should be displayed on the 6 digits of the seven segment displays (HHMMSS)

-hours displayed in military time

-when SW2=1, alarm is set and 6 digits display alarm time

-when KEY0=0, the alarm is reset to 0, KEY0 takes priority over SW2

The alarm clock must be accurate, divide down the 50MHz clock at PIN_P11 as necessary on the DE10-Lite. For all frequeny dividers use a 50% duty cycle. This should be constructed similar to a counter.

Switch functions:

SW0=1 =reset

SW1=1 =time set

SW2=1 = alarm set

SW3=1=set hours SW3=0=set minutes

SW4=1 run clock time

SW5=1 run active alarm

KEY0 pressed (=0) causes alarm reset

KEY1 pressed (=0) sets whatever is selected at 2 Hz clock rate

The simulation verifiaction module should be:

module alarm_clock(input CLK_2Hz, reset, time_set, alarm_set, sethrs1min0, run_clock, activatealarm, alarmreset, runset, output logic [7:0] sec, min, hrs, min_alarm, hrs_alarm, output logic alarm);

write code for a test bench to do the following:

-do a reset

-set alarm to 5 hours 30 minutes

-set time to 5 hours 29 minutes

-activate alarm

-activate run time

-after alarm goes off, reset

-reset clock

write code for physical verification/programming of DE10-Lite

module alarm_clock_pv(input CLK, SW5, SW4, SW3, SW2, SW1, SW0, KEY1, KEY0, output logic [6:0] SEC_LSB, SEC_MSB, MIN_LSB, MIN_MSB, HR_LSB, HR_MSB, output logic LED7, LED5, LED3, LED2, LED1, LED0);

(module should instantiate alarm_clock module)

The clock is associated with a 50MHz clock on FPGA PIN_11, and will have to be divided down to 2Hz using a frequency divider at 50% duty cycle

LED functions: LEDs 0-5 turn on when corresponding switches turn on, LED7 is the alarm and should blink at a 2Hz rate until reset

Button Functions: KEY0 clears alarm, KEY1 gives hours or minutes to set, depending on SW3

-only set hours and minutes so seconds should be clear when setting alarm, whenever alarm set switch is activated alarm time should be shown, default is time

Seven Segment Display: write code to transform from numbers to arrays to the 7 segment displays. Will need to break numbers up into high order and low order digits and transferring them to the seven segment displays.

Skills: FPGA, Microcontroller, Verilog / VHDL

See more: programming codes alarm clock, programming alarm clock, code alarm clock programming, programming iphone alarm clock, iphone programming custom alarm clock, alarm clock pic programming, programming digital alarm clock, digital clock alarm clock verilog, verilog code digital alarm clock, set alarm clock verilog code, verilog alarm clock code

About the Employer:
( 0 reviews ) Albany, United States

Project ID: #22154312

Awarded to:


Dear customer, I am really happy to help you out of this project. I would like to introduce that I am an freelancer with 100% JOB COMPLETED in VHDL/VERILOG and about 200 JOB completed. I am really suitable for job d More

$100 USD in 1 day
(85 Reviews)

9 freelancers are bidding on average $262 for this job


Dear sir I have more than 10 years experience in in digital design using system verilog please check my profile also please message me so that we can discuss

$111 USD in 1 day
(411 Reviews)

Hello! Please check my reviews and profile to know a bit about me and my work. It would be great if I could help you out. I already have the FPGA setup ready and should be able to work on it right away!

$160 USD in 7 days
(79 Reviews)

Hi, I have been working in verilog-vhdl and xilinx and altera fpgas by more than 6 years. I can complete your task in given time. Thanks.

$300 USD in 7 days
(23 Reviews)

Hi, I am an electronic engineer with more than 6 years of experience in system Verilog and FPGA development. I have done many complex designs including IP core development of Ethernet as well. I read your project car More

$200 USD in 4 days
(22 Reviews)

We are a team of Electrical and Electronics engineers and we are Excellent in the following areas: • Embedded C Programming. • VHDL/Verilog • Microcontroller like Arduino, Raspberry Pi, FPGA, AVR, PIC and STM32. • ID More

$250 USD in 7 days
(11 Reviews)

Hello, I am working in the ASIC design flow for 10 years. I have experience in using VCS FOR SIMULATION, DC for synthesis and ICC for layout. I have just completed the RTL and Testbench code for design multi core chip More

$55 USD in 3 days
(7 Reviews)

hi i am an European freelancer having 5 years of experience on fpgas using VHDL and verilog. lets discuss the details in chat

$180 USD in 5 days
(9 Reviews)

Hello, I am Engineer and interested in your project. I have some questions regarding your project. Please tell me about your time limits? When you want your project to be completed? See my profile and reviews for furth More

$1000 USD in 10 days
(1 Review)