De1 jobs

I want to Hire I want to Work

Filter

My recent searches
Filter by:
Budget
to
to
to
Type
Skills
Languages
    Job State
    Apply Filter
    66 de1 jobs found, pricing in USD
    Postcode Data Sorted – 210323 Ended

    Brief – Postcode Data Sorted – 210323The job is to filter a list in Excel of all the records which have postcodes starting with: 1) B1 – B99 2) LE1 – LE67 3) CV1 – CV47 4) DE1 – DE99 5) NG1 – NG99

    Data Processing Excel
    $20 (Avg Bid)
    $20 Avg Bid
    16 bids
    Bid now
    Sound Detection Sensor to turn on LED on FPGA DE1 SoC Board Cyclone V Ended

    Hi, can you help me out to code Verilog coding for the sound detection sensor for turning on the LED on DE1 SoC Cyclone V board?

    Arduino Electrical Engineering FPGA Microcontroller Verilog / VHDL
    $25 (Avg Bid)
    $25 Avg Bid
    18 bids
    Bid now
    Audio and multiple threaded applications using DE-1 SOC Ended

    To create user-level Linux programs that produce audio output on the DE1-SoC board. The task is to implement a digital piano that can play musical chords through the audio port of the board.I just want the code till part3 in the pdf which is present below. skeleton code for those and header files, address files also present in the design files

    C Programming FPGA Coding Linux Very-large-scale integration (VLSI)
    $7 - $18
    $7 - $18
    0 bids
    Bid now
    VHDL build a Frequency meter to be uploaded on DE1 SEC Ended

    Read the pdf. the 7 segment LEDS can be used to show the frequency. The main job is to build a NCO that creates frequency between 10 hz to 10 Mhz and then read it on a frequency meter with 1 Mhz clock and display the value on 4 digit 7 segement LED.

    Electrical Engineering Electronics Engineering FPGA Verilog / VHDL
    $478 (Avg Bid)
    $478 Avg Bid
    5 bids
    Bid now
    Altera De1 SoC FPGA Ended

    Write a program using QUARTUS ALTERA to work on De1-SoC FPGA BOARD. .................. The LED Brightening Control with an Absolute Encoder The circuit to be designed must provide control of the brightness of a single or multiple LED ‘s using values from an Absolute Contacting Encoder (128 positions). In addition, the circuit must display a decimal value of the LED intensity (0-127) by using three seven-segment displays. The circuit contains four logic blocks and 3 external components (Figure 1). The logic circuits are: • Code Conversion Table • Binary to BCD 3 digits (Decimal Values) • LED Brightening Control (PWM) • Seven Segments Decoder

    Altera Quartus Electronics FPGA Verilog / VHDL
    $41 (Avg Bid)
    $41 Avg Bid
    5 bids
    Bid now
    VHDL / FPGA Development Ended

    to design and implement a game clock on the DE1-SoC development board, using any of its on-board resources (buttons, switches, seven segment displays etc.). The game clock should have two modes of operation to allow the following variations: • The first mode of operation should give each player a fixed amount of time for the whole game. There should be a suitable indication if either player runs out of time. • The second mode of operation should be a game clock variation of your choice. You should produce a report (maximum 1500 words, excluding appendices), in pdf format, that gives a comprehensive account of the design process including the hardware setup, VHDL code testing and evaluation. It should also include: • Instructions for the user. • The full set of...

    FPGA FPGA Coding Verilog / VHDL
    $167 (Avg Bid)
    $167 Avg Bid
    7 bids
    Bid now
    design and implement a game clock on the DE1-SoC development board Ended

    You are required to design and implement a game clock on the DE1-SoC development board, using any of its on-board resources (buttons, switches, seven segment displays etc.). The game clock should have two modes of operation to allow the following variations: • The first mode of operation should give each player a fixed amount of time for the whole game. There should be a suitable indication if either player runs out of time. • The second mode of operation should be a game clock variation of your choice. You are free to decide the user interface, but the following should be kept in mind: • A minimum of user interface hardware (such as buttons) should be used. • The user interface should be as easy and intuitive as possible. • The VHDL design should use the...

    C Programming Engineering Verilog / VHDL
    $263 (Avg Bid)
    $263 Avg Bid
    3 bids
    Bid now
    Board Application on DE1-socfpga Ended

    Basic device access subsystem I need help . Someone who can explain me and show me step by step how developpe a Control framework for access to LED, switch and 7-segment display devices for DE1-SoC(Microcontroller) , and then do Miscellaneous Device Drivers.

    Arduino C Programming Electrical Engineering Electronics Microcontroller
    $13 / hr (Avg Bid)
    $13 / hr Avg Bid
    9 bids
    Bid now
    Need FPGA HCS08 Expert Ended

    Hi, I need FPGA HCS08 Expert we will be using HCS08 DE1 MicroController. more details i will share in chat box. please if you have experience relegated to this bid. thanks.

    Arduino Electrical Engineering Electronics Microcontroller Verilog / VHDL
    $167 (Avg Bid)
    $167 Avg Bid
    4 bids
    Bid now
    Altera de1 board code changing in C language Ended

    Altera de1 board code changing in C language i already have the solution need a new code based on this one so simple change it for me

    C Programming Electrical Engineering FPGA Microcontroller Verilog / VHDL
    $116 (Avg Bid)
    $116 Avg Bid
    7 bids
    Bid now
    I/O VGA and Input Ended

    I am building a maze game from the ground up, the assembler, data path etc. I need some help with the VGA controller and input. This will be an on going project but for this part I need to get the input working. I am using Quartas to write it and Im using the DE1-SoC FPGA Im going to use the PS/2 port for the input using the arrow keys to move the character. For now I would just like to get the input working so I would like to push the arrow keys and have something appear on the screen. For example If I push the up arrow a red square is displayed while it is depressed. Attached is some code I have done so far.

    Electronics FPGA Microcontroller Verilog / VHDL
    $21 / hr (Avg Bid)
    $21 / hr Avg Bid
    2 bids
    Bid now
    VHDL project: Press the right number game Ended

    Need to develop a very simple game using VHDL, to be run on an Altera DE1-SoC FPGA board. The game will use as external 4x4 keypad which will be connected to the board via one of the GPIO ports on the board. Also the game will use some 7-segment displays on the board to display some information regarding the game. The game itself is quite simple and straightforward. The rules of the game and other project information are given in the attached ZIP file.

    Electronics Engineering FPGA Programming Verilog / VHDL
    $390 (Avg Bid)
    $390 Avg Bid
    3 bids
    Bid now
    altera c5 soc fpga to hpc data transfer Ended

    I have 1.25 Mbps data on an avalon-ST interface to be transferred to the HPS then to the ethernet port on DE1-SOC board. The data are on 24 channels of 24bit samples. I need you to explain the work to me in case I need to modify it or change the platform. My project which collects the data is attached. The top-level file is i2s_dsp

    FPGA Verilog / VHDL
    $44 / hr (Avg Bid)
    $44 / hr Avg Bid
    3 bids
    Bid now
    generate verilig code for quartus ii program Ended

    I have a de1-soc fpga board () for the detail. currently i have difficulty id generating code for image processing for my image. I have a completed matlab code that include the image and filtering kernel. I need the code to run into my fpga board.

    Electronics FPGA Matlab and Mathematica Verilog / VHDL
    $111 (Avg Bid)
    $111 Avg Bid
    2 bids
    Bid now
    1024 point fft of the step signal on FPGA board Ended

    Using Altera DE1-SoC FPGA board, I want you to write a code which can do FFT of the provided signal using Quartus II and Modelsim.

    Electrical Engineering Electronics FPGA Microcontroller Verilog / VHDL
    $368 (Avg Bid)
    $368 Avg Bid
    3 bids
    Bid now
    compile a list of audience -data research Ended

    I need around 500-1000 links gathered in batches (100 each) and will give you the criteria of how the search needs to be done with an example video sent to shortlisted applicants. hourly price is 2-3 USD, it is low but I always hire long term freelancers and give them regular work and will pay bonus if a good job is done. type DE1 on top of your bid so I know you have read my project. I also need to stress I take time in identifying who is best fit for my business and my customers, so have patience and answer questions asked. good luck

    Data Entry Data Processing Excel Research Web Search
    $3 / hr (Avg Bid)
    $3 / hr Avg Bid
    28 bids
    Bid now
    altera de1 simple project to make temperature controller Ended

    altera de1 simple project to make temperature controller

    Electrical Engineering Electronics FPGA Microcontroller Verilog / VHDL
    $94 (Avg Bid)
    $94 Avg Bid
    6 bids
    Bid now
    Two-Terminal Passive Analog Component Tester Using the DE1-SoC board Ended

    For this project you will use the Intel DE1-SoC development board, additional custom circuitry and possibly an external source for input waveforms to implement a system that will (1) allow any of four possible types of two-terminal passive analog components to be connected to it, and (2) identify the connected two-terminal as being one of the four types. The four types of components are as follows: 1. Resistors 2. Capacitors (non-electrolytic only) 3. Inductors 4. Diodes Test results for a particular connected component should be displayed on the seven segment LED Array. You are to work on this project individually. Below are the major project milestones and their associated due dates 1. Proposed Level 0 and Level 1 Block Diagrams with Functional Requirement Tables 2. Propose...

    Electrical Engineering Electronics Embedded Software Microcontroller Verilog / VHDL
    $277 (Avg Bid)
    $277 Avg Bid
    1 bids
    Bid now
    Project for Sajib A. -- 18/10/18 17:55:23 Ended

    Name, Telephone, Address, Website WC2N 5DU 50 miles radius OX2 6TQ CB2 1QJ B33 0EP DE1 2EW S14 1LW M12 4JJ LS17 7QP NE6 1BS Deduplicated in excel format.

    Amazon Web Services Article Submission Big Data Sales Bookkeeping C# Programming
    $50 (Avg Bid)
    $50 Avg Bid
    1 bids
    Bid now
    FPGA/HPS Linux SD Card Image Ended

    I have a DE1-SoC FPGA board. I need an image build with a Linux installation (doesn't really matter) and the linux-socfpga kernel; however, the device tree blob on the installation must recognize the onboard FPGA peripherals, especially the onboard ADC. The goal is to have a working Linux image file, which when burned to an SD card would load Linux on my DE1-SoC, and within Linux, I would then be able to program the onboard ADC using C-code and the Hardware Abstraction Layer (HAL).

    C Programming Electronics Linux Microcontroller Verilog / VHDL
    $174 (Avg Bid)
    $174 Avg Bid
    5 bids
    Bid now
    HPS-FPGA SDRAM bridge Ended

    I have an Altera DE1-SoC developmental board and I need a template project which allows me to transfer about 2kB of settings from the HPS side to the FPGA side. I want to use C on the HPS side to set 2048x 8-bit values which the FPGA can use to synthesize an arbitrary waveform in real-time. The memory can be SDRAM or any other suitable options available on the DE1-SoC board. The template project should include the source code and demonstration of: 1. C script which accepts a tuple in the format e.g, "2047,255" to set a value of 255 (0-255) for the 2047th register (0-2047). 2. Quartus Prime project compatible with Quartus Prime Lite 16.1. 3. Ability to inspect the registers on the FPGA side by setting the toggle switches in binary to indicate the register address, a...

    C Programming FPGA Verilog / VHDL
    $137 (Avg Bid)
    $137 Avg Bid
    6 bids
    Bid now
    Project for Ahmed M. -- 18/05/03 18:39:31 Ended

    We require a simple oscilloscope project to be implemented using only Verilog code on DE1-SoC board by the latest date of 7th of May as agreed during the chat conversation. This project will comprise of modular Verilog code, fully commented, test-benches for verification and a technical report of the project. Altera Quartus software will be used for the implementation of this project. It is agreed that all of above will be completed at a cost of $210 by 7th of may latest. The oscilloscope developed will take in Analogue readings through the internal ADC on-board, do signal processing and display a continuous waveform through VGA. We require an organised and presentable display screen with waveform scale, and current values shown in text aswell.

    Electrical Engineering Electronics Engineering Microcontroller Verilog / VHDL
    $210 (Avg Bid)
    $210 Avg Bid
    1 bids
    Bid now
    Simple Oscilloscope on FPGA Verilog (DE1-SoC development board) Ended

    A very simple oscilloscope developed using Verilog on Altera software, this project will be based on DE1-SoC Board and is expected to be concluded within a week. Only experienced FPGA engineers please.

    Electrical Engineering Electronics FPGA Microcontroller Verilog / VHDL
    $199 (Avg Bid)
    $199 Avg Bid
    11 bids
    Bid now
    generate square wave Ended

    I want to generate square wave by using verilog on Altera DE1-SoC and MTL2 with changing the frequency and Duty cycle

    Electrical Engineering Electronics Engineering Microcontroller Verilog / VHDL
    $35 (Avg Bid)
    $35 Avg Bid
    1 bids
    Bid now
    Verilog language Ended

    Hii. I want someone can write verilog language and this vedio have 10 mode ,,I want 5 mode of the same video ,,my blackpord is "DE1 ALTERA".

    Verilog / VHDL
    $42 (Avg Bid)
    $42 Avg Bid
    5 bids
    Bid now
    Image processing on De1-Soc - open to bidding Ended

    cReate image processing application on de1soc board and diaplay it on vga monitor, using quartus II software

    Electronics FPGA Matlab and Mathematica Microcontroller Verilog / VHDL
    $435 (Avg Bid)
    $435 Avg Bid
    6 bids
    Bid now
    Image processing on De1-Soc Ended

    cReate image processing application on de1soc board and diaplay it on vga monitor, using quartus II software

    Electronics FPGA Matlab and Mathematica Microcontroller Verilog / VHDL
    $250 (Avg Bid)
    $250 Avg Bid
    1 bids
    Bid now
    fpga design Ended

    Create an image processing application (image halftoning) on DE1-SOC board and display it on VGA monitor.

    FPGA Matlab and Mathematica Verilog / VHDL
    $170 (Avg Bid)
    $170 Avg Bid
    7 bids
    Bid now
    perform halftoning operation on image, on de1 soc board - open to bidding Ended

    Ultimate goal of my project is to make an application on image processing on DE1 Soc, which shows the communication between HPS and FPGA , but first i have to start with the halftoning operation on image and to load that image on de1-soc board.

    Electronics FPGA Matlab and Mathematica Microcontroller Verilog / VHDL
    $399 (Avg Bid)
    $399 Avg Bid
    5 bids
    Bid now
    perform halftoning operation on image, on de1 soc board Ended

    Ultimate goal of my project is to make an application on image processing on DE1 Soc, which shows the communication between HPS and FPGA , but first i have to start with the halftoning operation on image and to load that image on de1-soc board.

    Electronics FPGA Matlab and Mathematica Microcontroller Verilog / VHDL
    $250 (Avg Bid)
    $250 Avg Bid
    1 bids
    Bid now
    I have to work on De1 SOC board and create an application on image processing which can use both hps and fpga. Ended

    I have to work on DE1-SOC board and create an application on image processing which can use both HPS and FPGA . but at first I have to perform the halftoning operation on an image.

    Verilog / VHDL
    $833 (Avg Bid)
    Urgent
    $833 Avg Bid
    2 bids
    Bid now
    Design me a Product FPGA Ended

    my project is trucking multi color based broad DE1-SoC i using camera D8M-GPIO my code write VHDL is already just i need modify to racking multi color i try many time i hope any one can solve my problem thanks

    Product Design
    $42 (Avg Bid)
    $42 Avg Bid
    1 bids
    Bid now
    Medical Laser Ended

    Embedded device - module finalization & system integration (project modules already 75% complete) Altera SoC DE1 (Dual ARM HPS & Cyclone FPGA) QT HMI Linux on ARM Quartus II for Cyclone NIOS soft processors on FPGA

    C Programming Embedded Software FPGA Linux
    $3791 (Avg Bid)
    $3791 Avg Bid
    7 bids
    Bid now
    HPS and FPGA handshaking and mips data path using altera DE-1 SOC Fpga Ended

    Interfacing Mips datapath with the altera DE1-SOC board.

    FPGA Verilog / VHDL
    $375 (Avg Bid)
    $375 Avg Bid
    2 bids
    Bid now
    Data Transfer between HPS and FPGA on Altera De1-soc board Ended

    My project is to transfer data between Hps and Fpga on altera De1 soc board. Fpga side there will be Sdram and from the hps we should be able to read and write the data. The data transfer will be done with through AXI bridges and this hardware part can be designed using Quartus 2 Qsys. Hps can be programmed using C language using altera de-5. Ultimate goal is to transferring data. I am new to this field and don't know exactly what to do. I have created Qsys part( with sdram controller, pll , hps i.e cyclone v , jtag uart) I have successfully created the connections with the master slave AXI Avalon interface. Now don't know how to proceed further.

    FPGA Verilog / VHDL
    $470 (Avg Bid)
    $470 Avg Bid
    3 bids
    Bid now
    Handshaking protocol for remote memory access on Altera De1-Soc board. Ended

    Need to work on Altera De1-Soc board. Need to make communication between HPS and FPGA. Software used are Quartus 2 Qsys.

    FPGA Verilog / VHDL
    $222 (Avg Bid)
    $222 Avg Bid
    4 bids
    Bid now
    Handshaking protocol for remote memory access - open to bidding Ended

    Using ailtera DE1 SOC board trying to transfer data from HPS to FPGA through OpenCL software used- Quartus ii The objective is to transfer the data back and forth on DE1 SOC board.

    Circuit Design Electrical Engineering Electronics Microcontroller Verilog / VHDL
    $296 (Avg Bid)
    $296 Avg Bid
    3 bids
    Bid now
    Handshaking protocol for remote memory access Ended

    Using ailtera DE1 SOC board trying to transfer data from HPS to FPGA through OpenCL software used- Quartus ii The objective is to transfer the data back and forth on DE1 SOC board.

    Circuit Design Electrical Engineering Electronics Microcontroller Verilog / VHDL
    $150 (Avg Bid)
    $150 Avg Bid
    1 bids
    Bid now
    Neural Network, Altera DE1-Soc FPGA design, Hardware speed up Ended

    Test 400 sample of data using Neural Network algorithm to speed up hardware of FPGA in Altera Board DE1-SOC. The language is verilog and C. The C code will run on Linux system installed in the Board, this is the interface to save all the data into SDRAM. Verilog will control the hardware speed up, it will read data from the SDRAM then process it using any type of Hardware provided in the Board, then write back to SDRAM.

    C Programming Embedded Software Engineering Software Architecture Software Testing
    $277 (Avg Bid)
    $277 Avg Bid
    1 bids
    Bid now
    altera board DE1-Soc cyclone 5 Ended

    anyone have experience of altera board DE1-Soc cyclone 5

    Electrical Engineering Engineering PHP Software Architecture
    $159 (Avg Bid)
    $159 Avg Bid
    3 bids
    Bid now
    Sobel Edge Detection using Verilog in Altera DE1 Ended

    By using the DE1_D5M camera module, when an image is captured, by turning a switch, the image will be converted to a sobel edge-detected image. Altera DE1 board is used in this project.

    FPGA Verilog / VHDL
    $154 (Avg Bid)
    $154 Avg Bid
    6 bids
    Bid now
    PCB Design / Altera DE1 Extension Ended

    Simply I have an Altera DE1 PCB and I would like to make an extension board that will sit on top of the Altera. I have all the required schematics needed and I need your help to design a simple PCB that would connect as a daughter-board to the Altera. Thanks

    Engineering
    $26 (Avg Bid)
    $26 Avg Bid
    3 bids
    Bid now
    separate data into 2 columns Ended

    i have a spreadsheet full of addresses. The spreadsheet has 15 tabs (worksheets) in total there are 5571 fields which contain a number and an address e.g. 251 London Road,Derby,DE1 2SH I need you to separate the road name and door number so that Column A has the road name and Column B has the door number only. I need this done by Monday 24th August 8am UK time. (Attached is an image showing how our spreadsheet looks at the moment and how we want it to look)

    Data Entry Excel
    $24 (Avg Bid)
    $24 Avg Bid
    17 bids
    Bid now
    Design & Implementation of Digital Finite Impulse Response (FIR) Filter on Cyclone II FPGA Ended

    1. Develop the FIR digital filter structure on FPGA Cyclone II available on Altera DE1 development platform. 2. Evaluate the performance of the FIR for different filter taps. 3. Identify the criteria to enhance performance as compared to its 1st order and 2nd order analogue filter counterpart. 4. Acceptable bandwidth specification for audio application with good justification. 5. Conduct real-time simulation experiment such that the input test signal is generated synthetically on FPGA, side by side with the filter. Using fdatool in MATLAB to generate the filter coefficients. Using Quartus II (Altera) software is a must for FPGA. The filter tap orders do not need to be so high. 8, 16 and 32 taps is sufficient.

    Electrical Engineering FPGA Matlab and Mathematica
    $184 (Avg Bid)
    $184 Avg Bid
    4 bids
    Bid now
    Finite State Machines Ended

    Design a Finite State Machine for the DE1 board that scrolls the word "dE1" in ticker-tape fashion on the eight 7-segment displays HEX3 − 0.

    Electrical Engineering
    $93 (Avg Bid)
    $93 Avg Bid
    2 bids
    Bid now
    10-bit synchronous counter in VHDL Ended

    implement a circuit that counts from 0 to 1024 in hexadecimal and shows the result in a 4 seven segments display using the DE1 board. Write a VHDL entity that implements logic functions that represent the counter.

    Electrical Engineering
    $61 (Avg Bid)
    $61 Avg Bid
    8 bids
    Bid now
    Multiplier with seven segment output Ended

    design and simulate a circuit that accepts as input two 5-bits binary numbers and shows the result of their integer product in a 3 seven-segment display in hexadecimal format. Test circuit in a FPGA Cyclone II (DE1 board), Cyclone II EP2C20F484C7. Quartus II version 12.1 or later is the software to be used. There is an auxiliary file (an Excel .csv file) which is to be included/used for the project. More info will/can be provide, if necessary, to complete the project.

    Electrical Engineering
    $66 (Avg Bid)
    $66 Avg Bid
    7 bids
    Bid now
    RFID reader with voice-over audio output. Ended

    I would like to have a portable RFID reader produced. [Summary] The RFID reader will need to produce a voice-over audio output that differs depending on the code of the RFID tag being read. For example, if code DE1...47 is read then the output might be "Bob's tag". I need to be able to: a. see the codes that are on the RFID tags the system reads b. add new codes and related voice, audio outputs into memory so that I can customise the system. The system need only be able to remember a few RFID code/audio output combinations at this stage. The more the better but happy to keep it to a few to conserve money. [Basic parts] In my mind, at a high level the product needs to be portable (i.e. not so fragile that's it's tied to a desk) and have: (1...

    C Programming Electronics
    $830 (Avg Bid)
    $830 Avg Bid
    13 bids
    Bid now
    Verilog SDRAM Controller Ended

    I am having trouble getting the SDRAM to work as an emulated EPROM on my Altera DE1 board. I need someone with experience in Verilog to help me out a little. Thanks.

    Verilog / VHDL
    $30 (Avg Bid)
    $30 Avg Bid
    8 bids
    Bid now
    I need a bunch of UK post codes turned into a map visualisation using Mapbox Ended

    I require a list of post codes adding to a map of the UK using Mapbox that I can use on my Wordpress website. DL1 3NL DG1 4ZZ S60 5BD LA1 1PP CA11 0LP LS1 5DL GL6 0DG LA10 5BL LA23 3EP PR7 5LP DE1 3JR LA11 6QA BD5 8HW HD3 3RH WF4 3QZ LU4 9RU NE15 0HT HD3 4QA CH2 3NL S70 2HG WF1 2JL GL7 5RS LA10 5BN LA8 8JE CH2 3ND L7 9LD DE74 2PP HG5 9AL LS2 9NG GL6 7ES LS10 2QB LS17 9LG LS17 8LE HX2 9TG ST9 9NL BD19 4LA NG1 1HE LA1 4GJ DN21 3JF DE56 1AX DH8 9SP LA23 1LP LA4 4BU LS11 5QN M30 9HG LA12 8NA NG25 0PF BS32 4PG GL5 5NB GL6 9AQ WA1 3TZ S64 0JJ BL9 6UX LS10 1JF LE12 5SQ YO1 6LB LA22 9SS DL12 8QJ LA9 6EQ WA16 7HX HG3 1JH LA22 0LQ ST5 5ED LA23 3LG LA23 1HH LE12 5PF LS1 6LG GL6 0QE M16 0PE LS9 8AH NE65 0XB LA22

    Graphic Design
    $18 (Avg Bid)
    $18 Avg Bid
    1 bids
    Bid now
    Showing 1 to 50 of 66 entries
    Results per page